



FIG.1












FIG.6




FIG.7





FIG.8








FIG. 10

| CH2 | CH1 | СНО | DAR | | | | A/D conversion |
|-----|-----|-----|------------|----|-----|----|----------------------|
| | | | A 3 | A2 | A1_ | A0 | A/D CONVENSION |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | ANO Input Conversion |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | AN1 Input Conversion |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | AN2 Input Conversion |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | AN3 Input Conversion |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | AN4 Input Conversion |
| 1 | . 0 | 1 | 1 | 0 | 1 | 0 | AN5 Input Conversion |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | AN6 Input Conversion |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | AN7 Input Conversion |

FIG. 11




FIG. 12 , 21 FRT FTIO-ICR FT13 -TCNT ICI-EIT1~EIT0 10 Interrupt Controller DAR DTC 2 CPU RAM

HORIUCHI et al Page 13 of 21

FIG. 13




FIG. 14








FIG. 15












FIG.20

